I. INTRODUCTION
The carbon nanotube ͑CNT͒ is a hollow tube composed of carbon atoms with its diameter ranging from a few nanometers to tens of nanometers. CNTs have been extensively studied and analyzed since their discovery 1 in 1991 as their excellent electrical and mechanical properties appear to be promising for many micro-and nanoelectronic applications, such as field-emission displays, 2 sensors, 3, 4 and field-effect transistors 5 ͑FET͒. A CNT has several impressive properties, including ultrahigh mobility, high current density capacity, and a suitable on/off ratio for FET purposes. 6 Generally, CNTs depict two different types of electrical characteristics ͑i.e., metallic or semiconducting type͒, depending mainly on the CNTs' chirality. Since CNTs exhibit two different types of electrical properties, they can be employed as FETs as well as interconnects/vias/contact holes. However, there are challenges that need to be tackled before their adoption to many practical applications, especially the process compatibility with the existing silicon-based semiconductor technologies, controlling the placement and manipulation of massive numbers of CNTs at precise locations, the chirality of the CNTs, and the manufacturing of both n-and p-type CNTs simultaneously on the same substrate. Among these challenges, an effective method must be developed for efficiently controlling the placement of massive numbers of CNTs because conventional silicon-based micro-or nanoelectronics often consist of millions of devices. To use CNTs as a replacement building block for silicon-based devices, millions or even billions of nanotubes must be placed accurately over the chip. It is obvious that the physical manipulation of numerous nanotubes one at a time is laborious and impractical for mass production, thus the ability to form massive numbers of CNTs in precise locations remains a key issue for CNTs in nanotechnology applications. A number of techniques have been proposed to achieve a regular CNT network by controlling the gas flow direction, 7 using porous a͒ Author to whom correspondence should be addressed; electronic mail: tschao@mail.nctu.edu.tw templates, 8 using electric-field-assisted assembly, 9,10 utilizing chemically functionalized template, 11 adopting fluidic alignment, 12, 13 or using electric-field-directed-growth of CNTs.
14 Although these methods all achieve acceptable results in both the growth direction and the length of CNTs, they require additional equipments. 15 It is obvious that the aligned-CNT-growth methods 16 are more promising than postgrowth-assembly-of-CNT methods for CNT-FETs. One of the aligned-CNT-growth methods, which has emerged as the most popular method, involves the catalytic disproportionation of carbon source ͑carbon monoxide usually͒ on bimetallic catalysts containing molybdenum/cobalt in chemical vapor deposition ͑CVD͒ system. 17 Although catalytic mixtures of cobalt ͑Co͒ and molybdenum have been considered essential for the growth of singlewalled carbon nanotubes ͑SWNTs͒ from carbon monoxide or hydrocarbons by the CVD method, we demonstrate, the growth of bundled-CNTs with only Co particles as the catalyst 18, 19 and ethanol as the carbon source in this work.
Some previous reports also indicated that CNTs manufactured by CVD methods with a Co catalyst usually resulted in predominantly multiwalled tubes. 20, 21 In this article, our reiterative and systematic experiments show that the selective growth of bundled-CNTs produces mostly SWNTs. For CNT-FETs and biosensors, it is necessary to employ SWNTs instead of multiwalled carbon nanotubes ͑MWNTs͒ because of the unique semiconducting property of the SWNTs. In order to obtain SWNTs, the catalyst size should be reduced to as small as possible. 18 In this work, a method is proposed to synthesize SWNTs and form bridged-CNTs between two catalyst islands. The dominant parameters in the aligned growth of SWNTs are found to be the size and the location of catalyst nanoparticles. The characteristics of embedded Co nanoparticles in patterned cobalt-mixtetraethoxysilane ͑CMT͒ islands for SWNT growth are discussed under different hydrogen reduction conditions, catalyst concentrations, and carbon ratios during CNT growth. Since for the mainstream complementary metal-oxidesemiconductor ͑CMOS͒ circuit applications, both p-and n-type metal-oxide-semiconductor field effect transistors are called for simultaneously on the same chip. It is thus necessary to fabricate n-type, in addition to p-type CNT-FETs, on the same chip for the complementary circuits. In general, the CNT-FET acts like a p-type conduction device when the CNT is exposed to air. [22] [23] [24] [25] [26] However, it is quite difficult to manufacture n-type CNT-FETs. Several approaches have been previously reported to form n-type CNT-FETs by employing complex doping processes ͑i.e., adopting alkali metals͒ [27] [28] [29] or thermal/electrical annealing processes. 30 These approaches, however, require extra processing and masking steps to convert generic p-type CNT-FETs in vacuum or in the inert gas. In contrast, no extra annealing steps are needed to form air-stable n-type CNT-FETs [31] [32] [33] using the passivation method proposed in this study ͑details are described in Sec. III F͒.
II. EXPERIMENT

A. Preparation of cobalt-mix-tetraethoxysilane solution and formation of catalyst islands
First, 25 ml tetraethoxysilane ͓͑TEOS͒ reagent grade͔ was added into 25 ml absolute alcohol ͑ethanol͒ and slowly stirred for 20-30 min, then 1.5 M Co 2+ ͓Co͑NO 3 ͒ 2 ·6H 2 O + ethanol͔ solution was added slowly over 90 min by using clean burette ͑ϳ10 ml/ 90 min@23±2°C and relative humidity: 43% ± 5% in class 10 clean room͒. After adding Co 2+ , cares were taken to protect the solution from moisture, and the solution was stirred slowly for over 24 h. It should be noted that if the solution was exposed to moisture or stirred unevenly, the CMT film would crack easily after the first 133°C soft bake as shown in Fig. 1͑a͒ . Figure 1͑b͒ shows that lots of Co particles are aggregated together if the stir time is shortened to about 12 h. Figure 1͑c͒ shows that the Co particles will disperse well if the CMT solution is stirred long enough under a well-controlled environment. Figure 2 illustrates a bridged-CNT FET process flow of the proposed CMT method. In order to fabricate CNT-FETs, the gate dielectric layer under the CNT channel must first be considered. Different gate dielectric layers would exhibit different surface characteristics and the choice of this layer would be critical for the dispersion of the CMT solution. In the proposed process, a 600 nm field oxide ͑SiO 2 ͒ layer was first grown as an insulating layer by wet oxidation at 985°C on the 4-in. p-type silicon wafers. Then, a 300-350 nm n + -poly silicon layer was deposited by low-pressure CVD, and subsequently patterned and etched to serve as the bottom-gate electrodes. Afterwards, another oxide or nitride layer was grown on the wafers to serve as the gate insulator ͓Fig. 2͑a͔͒. Then the CMT solution was spun onto the gate dielectric layer as the catalyst layer. The oxidation and activation of the CMT layer were carried out by a prebake at 133°C in the atmosphere, followed by a hot-bake at 550°C in an argon ͑Ar͒ environment. After the annealing process, the catalyst islands were patterned on the CMT layer by using standard lithography and dry/wet etching processes ͓Fig. 2͑a͔͒.
B. Growth of carbon nanotubes
The growth of CNTs was conducted in a customized quartz tube reactor placed in a horizontal tubular furnace. After the formation of catalyst islands described in Sec. II A, ͑a͒ CMT film cracks after first soft bake ͑CMT was exposed to moisture when stirred͒. ͑b͒ Co particles aggregate together after first soft bake if the CMT solution without proper stirring. ͑c͒ Co particles disperse well after first soft bake with proper stirring of the CMT solution. Note that the patterns in ͑b͒ and ͑c͒ are predefined n + -poly bottom gate electrodes.
wafers were heated in pure H 2 for 5 -15 min at 550°C to convert Co 2+ to metal particles. Then the process temperature was raised to 850°C in Ar at a flow rate of 5000 sccm, and subsequently ethanol was introduced into an atmospheric CVD ͑APCVD͒ furnace as the carbon source with Ar as the carrier gas at a flow rate of 3500-5000 sccm for 40 min in ambient atmosphere. After completion of the reaction, the power was turned off and the reactor was cooled down under flowing Ar. Finally, the suspended CNTs were grown between two neighboring catalyst islands by APCVD with ethanol/Ar ͓Fig. 2͑b͔͒.
After blanket coating a photoresist layer, and using a photolithographic step with a negative source/drain ͑S / D͒ pattern mask to etch away the photoresist from the S / D area, a titanium ͑Ti͒ layer was deposited by radio frequency sputtering at room temperature. Next, an ultrasonic instrument and acetone were used for the Ti lift-off process, leaving the Ti film only on the S / D regions ͓Fig. 2͑c͔͒. The spacing between the source and the drain electrodes was designed to be 2 m ͑i.e., the channel length of the devices͒.
A commercial HP-4155A was applied for measuring the I d -V g transfer curves and I d -V d of the CNT-FETs. The raw nanotubes were examined by high-resolution transmission electron microscopy ͑TEM͒ ͑JEOL JEM 2000EX͒.
III. RESULTS AND DISCUSSIONS
A. Transition metal contamination
Since an integrated circuit ͑IC͒-compatible process is highly desirable, we adopt a standard IC process to manufacture our catalyst islands and grow the CNTs. However, the catalyst metals, which belong to the transition metals, can potentially contaminate the expensive semiconductor equipments. As such the foundry is usually reluctant to allow such materials to enter their production lines. When the dimensions of integrated circuits become smaller, the thickness of the gate oxide is being reduced to virtually atomic levels. With oxide thicknesses being less than a few tens of angstroms, the metal impurities can have serious effects on the oxide properties. Generally, transition metals, such as Fe, Co, Ni are commonly used as catalysts for carbon nanotube growth. Unfortunately, these transition metals can be unintentionally left on the surface of the chamber at a number of processing steps ranging from wet chemical etching, dry etching, photolithography, and chemical vapor deposition. Therefore, trace transition metals analysis has become essential for the development of CNT processes that are compatible with silicon circuit technologies.
In order to clarify the contamination issue, monitors were set up to measure the cobalt ion concentration in the process chambers ͑including loadlock chambers and robot arms͒. The key machines monitored included dry etchers and the CVD machine ͑Table I͒. In addition, particle levels were also monitored in our I-line stepper, chemical stations, and spin dryers. The monitor results showed that the monitored particle levels were quite normal ͑within our specification͒. In our study, VG-PQ3, an inductivity coupled plasma-mass spectrometer, was used to analyze the monitor wafers which were processed by the semiconductor equipments in question. From Table I , we can conclude that no noticeable increase in cobalt ion concentration is observed.
FIG. 2.
Process flow for the growth of bundled-CNTs. ͑a͒ Catalyst mixed TEOS ͑CMT͒ and pure TEOS layers were spun on oxidized substrate with patterned bottom gates, followed by photolithography and RIE processes to form the CMT catalyst islands. ͑b͒ Growth of suspending SWNTs connecting two neighboring catalyst islands. ͑c͒ Ti metal lift-off process to form the S / D electrodes. The inset of Fig. 2͑c͒ shows two kinds of catalyst islands and S / D metal pads in our layout design. Note that the individual bottom n + -poly gate and the gate oxide or nitride layer were both formed before the CMT was spun. Figure 3͑a͒ shows the TEM picture of Co catalyst distribution in CMT powder. The diameters of the embedded Co catalysts range between 10 and 20 nm, which is a parameter crucial to confining the width of the CNTs. Figure 3͑b͒ demonstrates the bundled-SWNTs that were synthesized from CMT powders with a diameter of 10 nm. After the SWNTs were grown, some bridged SWNTs were found between the CMT powders, as shown in Fig. 3͑c͒ . These results suggest that the CNT bundle can indeed be naturally bridged between two CMT catalyst islands. It is worth noting that the diameters of Co catalysts are strongly related to the formation procedure of CMT described in Sec. II B such as the stir time and process environment.
B. Diameter of cobalt catalyst
C. Adhesion of the CMT layer on different bottom gate dielectric layers
In this study, we investigate the dispersion/adhesion of our CMT on different bottom gate dielectric layers ͑i.e., either thermal oxide or nitride͒. Figure 4 shows that the CMT can disperse/adhere well and can be patterned well ͑by dry etching͒, as evidenced by the vernier structure ͑i.e., the arabic numerals in the scanning electron microscopy ͑SEM͒ pictures is an indicator for the resolution of photolithography and the finest pattern after dry etching͒ on thermal oxide layer. Unfortunately, the oxide bottom gate dielectric layer with its hydroxyl ͑-OH͒ bonds is undesirable for many biosensor applications. To avoid the complication of hydroxyl bonds, nitride in lieu of oxide can be adopted as the bottom gate dielectric layer. However, our data show that the adhesion of CMT layer on nitride is quite poor ͓Fig. 4͑b͔͒, so the direct spinning of the CMT solution on nitride film is not practical. In this work, we found that by adding a hexamethyldisilazane ͑HMDS͒ layer on the nitride film before spinning the CMT, good CMT catalyst islands can be formed on the nitride layer for biosensor purposes ͓Fig. 4͑c͔͒. Figure 5 illustrates the effects on the CMT patterns when growing CNTs using either dry or wet etching process. Figure 5͑a͒ shows the cross-sectional SEM picture of the pattern by dry etching. It can be seen that a suspending CNT is formed between the CMT patterns. In addition, sidewall polymers, which are frequently produced in the dry etching process, can be found all over the trench. These sidewall polymers will inhibit the formation of the CNTs. In contrast, no obvious polymer is found in the wet etching process by BOE ͑5:1͒ ͑buffered oxide etch solution, six parts 40% NH 4 F and one part 49% HF͒, as shown in Fig. 5͑b͒ . Nevertheless, it is known that the control of the pattern profile and gap is quite poor in the wet etching process because of the isotropic etching nature. Since the CMT layer is vulnerable to severe overetching because of its porosity, we eventually adopt the standard reactive ion etching ͑RIE͒ dry etching process for the formation of the catalyst islands.
D. Effects on the CMT patterns by using a dry or wet etching process
In this work, postetch cleaning was employed to remove the sidewall polymer ͑i.e., residue͒ and some cobalt/CMT debris spreads everywhere. In order to quantify the amount of the residue, we applied a voltage to two random positions on the blanket portion of the wafer and measured the current.
In general, the current was expected to be very small ͑i.e., less than a picoampere͒ on the blank region theoretically. Figure 5͑c͒ shows the distribution of leakage current level on the blanket portion of the wafer without receiving any post treatment after using dry etcher to form the catalyst islands. Figure 5͑d͒ indicates that the leakage current is in tens of microamperes ͑A͒ range around the wafer center. Moreover, the dice with the leakage current in the A range account for about 33.3% of the total dice ͑17 out of a total of 51 dice͒. We believe the high leakage current is caused by the conducting residues or the incomplete etching of the conducting CMT layer at the center of the wafer because the CMT is much denser there, so the wafer surface becomes conductive and the leakage current reaches the A range ͑compared with the insulator whose current level should fall in the picoampere range͒. These high leakage on the wafer surface could result in the malfunction of the transistors. In order to minimize the leakage current, post treatment ͑i.e., descum process͒ after our dry etching process is necessary to remove these residues. To effectively remove the residue, the thickness of bottom gate dielectric layer was increased and the overetching time of our dry etching was prolonged.
E. Other factors that affect the length of CNTs
For CNT-FET applications, vertical distribution and lateral growth of CNTs by the proposed CMT method are critical and must therefore be studied thoroughly. It should be noted, however, that the length of the CNT is also important FIG. 5 . SEM pictures of lateral-grown CNTs ͑a͒ formed by dry etching; ͑b͒ formed by wet etching. The bundled CNTs bridge the CMT layer from the catalyst. ͑c͒ and ͑d͒ The leakage current range without any post treatment by using dry etcher to form the catalyst islands. Note the leakage current is in the A range because of the residues of Co particle/CMT layer, which can leave a conductive layer on the wafer surface and short the CNT-FETs.
for some device applications. These include biosensors and dual/multiple-gated devices where longer CNT bundles are necessary.
In our reiterative experiments, the major parameter that affects the CNT length and the CNT tip-growth rate is found to be the concentration of carbon atoms. This parameter can be controlled by adjusting the reactive gas ratio ͑ethanol to Ar͒. 21 Figure 6͑a͒ shows the results of the CNT length versus the composition of the reaction gas. For a given Ar flow rate of 5000 sccm, the length of CNT increases as the ethanol to Ar ratio increases from 0.25 to 0.5. This is ascribed to more carbon atoms being carried to the surface of the cobalt catalyst. A higher carbon concentration within the cobalt-carbon mixed catalyst will probably increase both the growth rate and the length of the CNTs. However, when the ethanol/Ar ratio approaches one, it is found that the CNT length does not increase any further, perhaps due to the accumulation of excess carbon atoms on the catalyst nanoparticles that eventually poison the catalysts. When the total gas flow rate reduces from 5000 to 3500 sccm, the length of CNT increases to greater than 4.5 m. Since our APCVD chamber pressure remains unchanged, when the gas flow rate is decreased, the exhaust speed is also reduced simultaneously. Consequently, the carbon atoms can stay much longer around the Co catalyst. Therefore, the solubility of carbon atoms into the Co increases, resulting in the increase of the growth rate and the length of the CNTs. Under this process condition, a CNT is found to bridge the six m gap, as shown in Fig. 8͑b͒ .
Besides controlling ethanol/Ar ratio of the reactive gas, the density of CNTs can be tuned by the concentration of Co 2+ ion in the CMT solution. Figures 6͑b͒ and 6͑c͒ show SEM images of the CNTs grown by different Co 2+ concentrations of 1.5 and 0.5 M, respectively. When the Co 2+ concentration is 1.5 M, the CMT solution is more viscous, and the final thickness of catalyst islands is about 150 nm. The resultant density of the CNTs is higher as shown in Fig. 6͑b͒ , in which CNTs grow on the catalyst islands' sidewalls. However, when the Co 2+ concentration is reduced to 0.5 M, the viscosity of the CMT solution is reduced and the thickness of the catalyst layer reduces to 20 nm. Obviously the density of the CNTs grown by the 0.5 M CMT solution is lower, and all the CNTs are located just in one layer, as shown in Fig. 6͑c͒ .
In our experiments, for longer hydrogen ͑H 2 ͒ reduction time, the growth mechanism favors the base-growth-type CNT. While for shorter hydrogen reduction time, the growth mechanism favors the tip-growth mechanism ͑Fig. 7͒, resulting in longer CNTs. So it appears that H 2 reduction time also plays a role on activating the Co particle as catalyst in our CMT method. This result is not consistent with other group who used Co and carbon monoxide to synthesize CNTs. 18 The effects of the process gas flow direction in the APCVD quartz tube were also investigated in this study, no obvious difference was found when the gas flow is in either X or Y direction ͓Fig. 4͑a͔͒.
F. Performance of CNT-FET devices
Out of a total 1173 devices produced on one test wafer, 493 metallic bundled-CNTs ͑42.03%͒, 204 semiconductingtype CNT-FETs ͑17.39%͒ with an on/off ratio of less than or equal to two orders, and 17 semiconducting-type CNT-FETs ͑1.45%͒ with an on/off ratio ranging from two to six orders, were obtained in this study. It is worth noting that in a batch of as-grown CNTs, both metallic and semiconducting type CNTs were present. 22 When at least one metallic CNT is included in the bundle, the bundled CNTs would show a gradual transition to metallic character. It is plausible that if the number of metallic CNTs is small, the bundled CNTs will still exhibit weak semiconducting characteristics. On the contrary, if the number of metallic CNTs is large, the bundled CNTs will show metallic characteristics. In general, when the on/off ratio of our CNT-FETs is about 10-100, less than 5-10 metallic CNTs are included in the channel ͑i.e., the space between two catalyst islands͒. Only when all CNTs in the bundle are semiconducting can a high performance in the CNT-FETs be expected.
Since our bundled CNTs were exposed to the air ͓Fig. 2͑c͔͒, all the as-grown CNT-FETs manufactured in this study were p-type semiconducting in nature. 34, 35 Figure 8͑c͒ shows the electrical properties ͑i.e., I d -V d and I d -V g ͒ of an as-grown p-type CNT-FET with five orders of on/off ratio. The bottom gate voltage applied in Fig. 8͑c͒ varies from 0 to − 10 V ͑at a step of −2 V͒ at V ds = −1 V. It should also be noted that the CNT-FETs with one to two orders of on/off ratio are rendered acceptable to serve the role of sensors. However, if we want to manufacture complementary CNT-FET structure ͑similar to conventional silicon-based CMOS devices͒ for broader applications, n-type CNT-FETs are indispensable. Previously, our group has successfully manufactured airstable n-type CNT-FETs 31-33 without resorting to any additional and complex annealing process. After measuring the electrical properties of some wafers that depict generic p-type CNT-FETs in this work, a 300-400 nm silicon nitride ͑Si 3 N 4 ͒ film was deposited on the wafer as passivation layer by plasma enhanced CVD ͑PECVD͒ at 390°C. Afterwards, the contact holes of the source/drain and bottom gate regions were etched in the same MERIE dry etcher. Our experimental data confirmed that the generic p-type CNT-FETs are converted to air-stable n-type CNT-FETs, as shown in Fig. 8͑d͒ . The converted n-type CNT-FETs depict one to four orders of on/off ratio when the bottom gate is biased from 0 to 10 V ͑at a step of 2 V͒ at V ds = 1 V. This is ascribed to the use of PE-nitride film as the passivation layer whose deposition temperature was high enough to simultaneously remove the oxygen atoms from the CNTs or CNT/metal interface in the PECVD deposition chamber. The approach offers a feasible method to fabricate air-stable n-type CNT-FETs by converting the generic p-type CNT-FETs.
It is worth noting that theoretically both n-and p-type CNT-FETs can be fabricated on the same chip by selectively converting some of the generic p-type CNT-FETs on the chip, while leaving other p-type CNT-FETs on the same chip untouched. The design of a photomask set is currently under way which will allow us to test the feasibility of the idea.
Although the device performance of our proposed process has yet to be optimized, our initial results are encouraging and suggest a viable method of fabricating functional CNTFETs. Using the CNT growth method proposed in this article, we believe it is possible, with further process refinement, to manufacture semiconducting-type CNT-FETs suitable for many applications, especially sensors. As mentioned earlier, the CNTs synthesized in this study contain a high percentage of metallic-type CNTs, representing about 42.03% of metallic bundled CNTs out of the total as-grown devices. We do believe, however, that after optimizing the growth conditions and applying plasma treatment on the asgrown CNT-FETs, a much higher percentage and a higher on/off ratio of semiconducting-type CNT-FETs are achievable.
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IV. CONCLUSIONS
To the best of our knowledge, only SWNTs can show the semiconducting-type behaviors. And judging from our electrical measurement results and the TEM pictures ͓Fig. 3͑b͔͒, we deduce that the CNTs we synthesized are mostly bundled SWNTs. This result is also consistent with earlier study. 37 In order to synthesize long CNTs, it is critical to balance the rate of ethanol decomposition and the rate of carbon atom diffusion. In other words, the carbon supply route needs to remain open during processing. The rate of carbon diffusion will be dominated mostly by the temperature, and the ethanol decomposition rate will be affected by both the synthesis temperature and the flow rate of the carrier gas ͑Ar͒. The work for improving the CNT-FET performance are still on-going and the result will be reported later.
In short, we have developed an IC compatible process for fabricating CNT-FETs successfully with a shorter hydrogen reduction time in this study. Longer CNT length can be obtained by optimizing carbon ratio during synthesis, and the accumulation of carbon on the catalyst tip can be controlled by mixing inert gas with the carbon source. This IC compatible process seems to be promising for fabricating a prealigned single-walled carbon nanotube matrix for both n-and p-type CNT-FETs. 
